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PhD student:
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• Philippe Quémerais (ENSSAT–Univ. Rennes)
Master student:
• Mohamed Habibi (2011)
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Some Applications of Random Numbers
• Lotteries, games and gambling
• Cryptography and security:
key generation, initialization vectors, padding, nonces, stream
ciphers, masking, blinding, randomization, . . .
• Probabilistic / randomized algorithms:
Monte Carlo simulations, Las Vegas algorithms, . . .
• VLSI testing:
random patterns, random schedules, . . .
• Digital communications:
channel estimation/modeling, simulation, . . .
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Random Numbers: “Definition”




• cannot be reproduced (for TRNGs)
Standard definition (e.g. see D. Knuth [4, chap. 3]):
The sequence of numbers (x1, x2, x3, . . . , xn−1, xn), with ∀i , xi ∈ S,
is random when the n numbers are:
• statistically independent
• uniformly distributed (equally probable)
• unpredictable
Chapter 3, Random Numbers, from [4] D. E. Knuth. Seminumerical Algorithms,
volume 2 of The Art of Computer Programming. Addison-Wesley, 3rd edition, 1997
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Randomness Quality Evaluation is Required
Extract from [8] (1988):
“Many generators have been written, most of them have demonstrably
non-random characteristics, and some are embarrassingly bad.”
Randomness quality evaluation required at :
• design time (ensures minimal randomness for ideal environment)
• run time (check environment modifications, attacks)
Randomness quality evaluation methods:
• mathematical and physical models
• statistical tests AND
[8] S. K. Park and K. W. Miller. Random number generators: Good ones are hard to
find. Communications of the ACM, 31(10):1192–1201, October 1988
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Statistical Tests for Randomness Evaluation
• FIPS 140-1 (1994): Security Requirements for Cryptographic
Modules, 4 basic tests (removed in 140-2 version, 2001/2002)
• AIS 31 (2001+): Functionality Classes and Evaluation Methodology
for Physical Random Number Generators. Specific tests for TRNGs
• NIST 800-22 (2008+): A Statistical Test Suite for Random and
Pseudorandom Number Generators for Cryptographic Applications.
More complete test suite
• DIEHARD (1995): by G. Marsaglia,
http://www.stat.fsu.edu/pub/diehard/
• DIEHARDER (2003+): very complete test suite, maintained by R.
Brown,
http://www.phy.duke.edu/~rgb/General/dieharder.php
• TestU01: C library from P. L’Ecuyer and R. Simard [6] (2007+)
• Universal test from U. Maurer [7] (1992)
• . . .
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FIPS 140-1 Statistical Tests
Input: sequence S of 20000 bits (from the RNG)
Output: PASS or FAIL
• Monobit: check that 9654 < #1(S) < 10346
• Poker: split S into 5000 4-bit blocs, #Bi (S) number of blocs equal
to i ((0000)2, (0001)2, . . . , (1111)2), with 0 ≤ i ≤ 15, check that












• Run: check that #run(k,S) ∈ Ik for 1 ≤ k ≤ 6 and
k 1 2 3 4 5 6+
Ik [2267, 2733] [1079, 1421] [502, 748] [223, 402] [90, 223] [90, 223]
• Long run: check that ∀k ≥ 34,#run(k,S) = 0
Notation: run(k, S) = string of k consecutive 0s/1s (i.e. 1 0 . . . 0
| {z }
k
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X X X X X X X X X X X X X X X
generator x0 (*) FIPS 140-1 test results
Mersenne twister ≈ ∀x0 PPPPPPPPPPPPPPP
xn = 1583458089xn−1 mod 2
31
− 1 many x0 PPPPPPPPPPPPPPP
19, 23233, . . . FPPPPPPPPPPPPPP
137, 1117, . . . FFPPPPPPPPPPPPP
xn = 331xn−1 mod 1021 1, . . . FFPFFPPPPFPFPPF
xn = xn−1 + 1 1, 2, . . . FFPFPPPPPPPPPFP
999, . . . PFPPPPPPPPPPPPP
(*) some bad values for x0
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Types of Random Number Generators
Pseudo random number generator (PRNG):
• deterministic algorithms
• very high throughput and good statistical properties
• various algorithms quality/throughput/cost tradeoffs
True random number generator (TRNG): THIS WORK
• non-deterministic algorithms (physical random source)
• limited throughput
• quality = func(environment parameters, . . . ) attacks
Hybrid random number generator (HRNG):
• HRNG = TRNG + PRNG
• very high speed and very good quality
• selection needs more research
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Historical Hardware TRNGs
ATT Patent 1946, source: P. Kohlbrenner







• jitter in ring oscillator sampling
• meta-stability
• noises in circuits: 1/f, shot, popcorn, crosstalk, . . .
• . . .
Characteristics:
• throughput (? Mb/s)
• randomness quality (bias, entropy/bit, stability, effects of
environment variations, . . . )
• security fully integrated in the chip
• cost (silicon area, power consumption)
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period = f (n, φ, . . .)
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• k free running ring oscillators
• fs is the sampling frequency
• post processing: enhance statistical parameters
• on-line quality test (environment variations, attacks, . . . )
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Post Processing
Purpose: enhance statistical parameters of the output sequence
• reduce bias Pr(x = 1) = 0.5 + ǫ (AIS 31: ǫ < 0.0173)
• increase entropy per bit (the real randomness)
Typical post processing methods:
• Von Neumann correction
input bits (0,0) (0,1) (1,0) (1,1)
output bit none 1 0 none
• Linear feedback shift register (LFSR)
• Hash function (e.g. SHA)
• Ciphering (e.g. AES)
• Resilient function (e.g. error code computations)
• . . .
Trade-off: entropy per bit, data rate, cost, quality
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RO Based TRNG Example
[14] B. Sunar, W. J. Martin, and D. R. Stinson. A provably secure true
random number generator with built-in tolerance to active attacks. IEEE
Transactions on Computers, 56(1):109–119, January 2007
Description:
• k = 114 RO of 13 inverters
• resilient function: BCH(256, 13, 113) code
• mathematical model (but not realistic assumptions)
• data rate 2.5 Mb/s on FPGA
Problems:
• very complex calibration (external measurement of the jitter!!!)
• too many transitions in the xor tree
• setup/hold violations in the flip-flop
• . . .
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Other TRNG References
[5] P. Kohlbrenner and K. Gaj. An embedded true random number generator for
FPGAs. In Proc. Field Programmable Gate Arrays (FPGA), pages 71–78. ACM Press,
February 2004
[3] V. Fischer, M. Drutarovsky, M. Simka, and N. Bochard. High performance true
random number generator in altera stratix FPLDs. In Proc. Field Programmable Logic
and Applications (FPL), volume 3203 of LNCS, pages 555–564. Springer, August 2004
[13] D. Schellekens, B. Preneel, and I. Verbauwhede. FPGA vendor agnostic true
random number generator. In Proc. Field Programmable Logic and Applications
(FPL), LNCS, pages 1–6. Springer, August 2006
[2] M. Dichtl and J. D. Golic. High-speed true random number generation with logic
gates only. In Proc. Cryptographic Hardware and Embedded Systems (CHES), volume
4727 of LNCS, pages 45–62. Springer, September 2007
[15] I. Vasyltsov, E. Hambardzumyan, Y.-S. Kim, and B. Karpinskyy. Fast digital
TRNG based on metastable ring oscillator. In Proc. Cryptographic Hardware and
Embedded Systems (CHES), volume 5154 of LNCS, pages 164–180. Springer,
September 2008
[1] J.-L. Danger, S. Guilley, and P. Hoogvorst. High speed true random number
generator based on open loop structures in FPGAs. Microelectronics Journal,
40(11):1650–1656, November 2009
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Example of Measurements on FPGAs
TRNG from [2] (Altera Stratix II):






























TRNG by Dichtl and al.
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OCHRE Circuits (On-Chip Randomness Extraction)
OCHRE V1, 2009Q2 100 % OK
• 1 mm2 9.04 mW (CMOS 130 nm 1.2 V STMicro)
• TRNG from [13] (110 RO with 3 inv.) 195 MHz
• PRNG (cellular automaton) 819 MHz
• FIPS 140-1 embedded statistical tests
OCHRE V2, 2010Q4 under test
• 4 mm2 (CMOS 130 nm 1.2 V STMicro)
• TRNGs [14]/[15]/[2]/[16] 235/628/746/363 MHz
• FIPS 140-1 and AIS 31 tests 80 MHz
• AES 241 MHz
We also have FPGA implementations (Xilinx, Altera and Actel).
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quality evaluation resultsAt run time:
- statistical tests
- attack detection
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Conclusion & Future Prospects
• TRNGs are important elements of security systems
• Randomness quality evaluation is very complex
accurate modeling, simulations, measurements, . . .
• Embedded security systems on-line quality evaluation
• We have implementations for both ASIC and FPGA targets
• Currently: very intensive measurements
Environment parameters: Vdd, temperature, electromagnetic
radiations, clock variations, . . .
Future research topics:
• Hybrid generators = TRNG + PRNG
• Design space exploration at system level
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• CAIRN Group http://www.irisa.fr/cairn/
• IRISA Laboratory, CNRS–INRIA–Univ. Rennes 1
6 rue Kérampont, BP 80518, F-22305 Lannion cedex, France
Thank you
A. Tisserand CNRS–IRISA–CAIRN. TRNG circuits with on-line quality monitoring 27/27
